

What is claimed is:

1. A clock alignment circuit comprising:

a delay line having a plurality of delay elements, wherein each delay element of the plurality of delay elements includes a supply electrode to receive a supply voltage, to generate a delayed clock signal with respect to a reference clock signal;

a comparator, coupled to the delay line, to compare the delayed clock signal and the reference clock signal and to output delay differential information, wherein the delay differential information is representative of a correction information between the reference clock signal and the delayed clock signal;

charge pump circuitry, coupled to the comparator, to convert the delay differential information to a control signal, wherein the control signal is proportional to the delay differential information;

an amplifier coupled to the charge pump circuitry, wherein the amplifier includes:

a first input to receive the control signal;

a second input to receive a feedback signal; and

an output to provide the supply voltage and the feedback signal; and

a capacitor coupled between the supply voltage and a secondary power supply.

2. The clock alignment circuit of claim 1, wherein the first input is a non-inverting input and the second input is an inverting input.

1 3. The clock alignment circuit of claim 1, wherein the delay line includes a
2 plurality of differential delay elements.

1 4. The clock alignment circuit of claim 1, wherein the delay line includes a
2 plurality of inverter delay elements.

1 5. The clock alignment circuit of claim 1, wherein the amplifier further includes:
2 a current mirror load having a first and a second load transistor coupled in parallel,
3 the first and second load transistor having a supply electrode coupled to a third supply
4 voltage;

5 a bias transistor electrically coupled to a fourth supply voltage, the bias transistor
6 responding to a bias voltage to provide a bias current at a drain electrode;

7 a first differential input transistor having a source node coupled to the drain electrode
8 of the bias transistor, wherein the first differential input transistor is coupled in series with
9 the first load transistor; and

10 a second differential input transistor having a source node coupled to the drain
11 electrode of the bias transistor, wherein the second differential input transistor is coupled in
12 series with the second load transistor.

1 6. The clock alignment circuit of claim 5, wherein the first and a second load
2 transistors are PMOS type transistors, the first and second differential input transistors are

1 NMOS type transistors, the third supply voltage is a VDD supply, and the fourth supply
2 voltage is a ground.

1 7. The clock alignment circuit of claim 5, further including a disabling transistor
2 coupled to a gate electrode of the bias transistor wherein, the disabling transistor in response
3 to a disable signal, disables the bias transistor.

1 8. The clock alignment circuit of claim 5, further including a bias generator to
2 provide the bias voltage, the bias generator includes:

3 a second current mirror load including a third and a fourth load transistor coupled in
4 parallel, the first and second load transistor having a source node coupled to a fifth supply
5 voltage;

6 a third input transistor having a source node electrically coupled to a sixth supply
7 voltage, wherein the third input transistor is coupled in series with the third load transistor;
8 and

9 a fourth input transistor having a source node electrically coupled to the sixth supply
10 voltage, wherein the fourth input transistor is coupled in series with the fourth load
11 transistor.

1 9. The clock alignment circuit of claim 8, wherein the third and the fourth load
2 transistors are PMOS type transistors, and the third and fourth input transistors are NMOS
3 type transistors, the fifth supply voltage is a VDD, and the sixth supply voltage is ground.

1 10. The clock alignment circuit of claim 1, wherein the comparator includes;
2 a first pulse generator to generate a first pulse in response to a clock transition of the
3 reference clock signal;
4 a second pulse generator to generate a second pulse in response to a clock transition
5 of the delayed clock signal; and
6 a latch circuit to generate first and second phase information, wherein in response to
7 a first pulse, the latch circuit generates first phase information and in response to the second
8 pulse, the latch circuit generates second phase information.

1 11. The clock alignment circuit of claim 10, wherein:
2 the first pulse generator includes a plurality of delay elements coupled to an input of
3 a logic gate, wherein the logic gate outputs the first pulse;
4 the second pulse generator includes a plurality of delay elements coupled to an input
5 of a logic gate, wherein the logic gate outputs the second pulse; and
6 the latch circuit includes a set input receiving the first pulse and a reset input
7 receiving the second pulse.

12. The clock alignment circuit of claim 1, wherein the charge pump circuitry includes:

a first current source to receive a supply voltage, the first current source having a control electrode to receive a bias control signal;

a first load transistor coupled to a first reference terminal;

a first input transistor coupled in series between the first current source and the first load transistor, the first input transistor responds to a first phase input to provide a first pump output;

a second current source receiving the supply voltage, the second current source having a control electrode to receive the bias control signal;

a second load transistor coupled to the first reference terminal, wherein the second load transistor responds to the first pump output;

a second input transistor coupled in series between the second current source and the second load transistor, the second input transistor responsive to a second phase input to provide a charge pump output; and

a current source control coupled between the supply voltage and the first reference terminal, the current source control includes a control input transistor responsive to the charge pump output and a current source control to provide the bias control signal, wherein the bias control signal is varied in accordance to the charge pump output; and

a capacitor coupled between the charge pump output and a second reference terminal, wherein the charge pump output provides the control signal.

1 13. The clock alignment circuit of claim 12, wherein the supply voltage is a VDD
2 voltage, and the first and second reference terminal are both ground terminals.

1 14. The clock alignment circuit of claim 12, wherein the charge pump circuitry
2 further includes:

3 a third input transistor coupled in series with the first current source, wherein the third
4 input transistor includes a gate electrode which is responsive to a third phase input;

5 a third load transistor coupled between the first reference terminal and the third input
6 transistor;

7 a fourth input transistor coupled in series with the second current source, wherein the
8 fourth input transistor includes a gate electrode which is responsive to a fourth phase input;
9 and

10 a fourth load transistor coupled between the first reference terminal and the fourth
11 input transistor.

1 15. The clock alignment circuit of claim 12, wherein the first and third phase
2 inputs are complementary and the second and fourth phase inputs are complementary.

1 16. The clock alignment circuit of claim 1, further including a multiplexer circuit
2 and an interpolator circuit, wherein the supply voltage is provided to the multiplexer circuit
3 and the interpolator circuit.

1 17. A power supply generator for generating a first supply voltage for clock
2 alignment circuitry wherein the clock alignment circuitry includes a delay line having a
3 plurality of delay elements, each delay element of the plurality of delay elements includes
4 a source electrode to receive the first supply voltage, the delay line generating a delayed
5 clock using a reference clock, the clock alignment circuitry further including a comparator
6 to detect a correction information between the delayed clock and the reference clock to
7 generate error information representative of the correction information, and a charge pump
8 to convert the error information into a control signal, wherein the control signal is
9 proportional to the error information, the power supply generator comprising:

10 an operational amplifier having an output to provide the first supply voltage, wherein
11 the operational amplifier includes:

12 a bias transistor biased by a bias voltage;

13 a differential amplifier coupled to the bias transistor, wherein the
14 differential amplifier includes a first differential input to receive the control
15 signal and a second differential input coupled to the output in a non-inverting
16 configuration;

17 a bias generator to provide the bias voltage, the bias generator having
18 a first input coupled to the control signal and a second input to receive the bias
19 voltage;
20 wherein, in response to the control signal, the bias generator provides
21 a bias voltage which is representative of a change in the control signal; and
22 a capacitor coupled between the output and a supply terminal.

1 18. The power supply generator of claim 17, wherein the differential amplifier
2 further includes:

3 a current mirror load circuit having a first and a second transistor coupled in parallel,
4 the first and second transistors each having a source electrode coupled to a third supply
5 voltage;

6 a first input transistor having a source electrode coupled to a drain electrode of the
7 bias transistor, the first input transistor being coupled in series with the first load transistor
8 and responsive to the first differential input; and

9 a second input transistor having a source electrode coupled to the drain electrode of
10 the bias transistor, the second input transistor being coupled in series with the second load
11 transistor and responsive to the second differential input.

12

1 19. The power supply generator of claim 18, wherein the first and second
2 transistors are PMOS type transistors, the first and second differential input transistors are
3 NMOS type transistors, the third supply voltage is a VDD voltage, and the fourth supply
4 voltage is a ground voltage.

1 20. The power supply generator of claim 19, wherein a channel width of the first
2 load transistor and a channel width of the second load transistor are sized such that, when
3 in operation, the first and second load transistor are in a saturated mode.

1 21. The power supply generator of claim 17, further including a disabling
2 transistor, coupled to the gate of the bias transistor, to disable the bias transistor in response
3 to a disable signal.

1 22. The power supply generator of claim 17, wherein the bias generator further
2 includes:

3 a second current mirror load circuit having a first and a second load transistor coupled
4 in parallel, the first and second load transistors of the second current mirror each having a
5 source electrode coupled to a fifth supply voltage;

6 a third input transistor having a source electrode electrically coupled to a sixth supply
7 voltage, the third input transistor is coupled in series with the third load transistor, wherein
8 the third input transistor includes a gate electrode to receive the control signal; and

9 a fourth input transistor having a source electrode electrically coupled to the sixth
10 supply voltage, wherein the fourth input transistor is coupled in series with the fourth load
11 transistor.

1 23. The power supply generator of claim 22 wherein the first and second load
2 transistors are PMOS type transistors, the third and fourth input transistors are NMOS type
3 transistors, the fifth supply voltage is a VDD voltage, and the sixth supply voltage is a
4 ground voltage.

1 24. The power supply generator of claim 22, wherein the bias generator further
2 includes a disabling transistor coupled to the second current mirror load circuit, to disable
3 the second current mirror bias.

1 25. The supply generator of claim 17, wherein the clock alignment circuitry
2 includes a delay lock loop.

1 26. A method of generating a supply voltage for use in clock compensation
2 circuitry, the clock compensation circuitry includes a plurality of delay elements in a delay
3 line and receives a clock signal, the method comprising:

4 providing a supply voltage to a common source electrode of the plurality of delay
5 elements;

6 providing a delayed clock signal using the delay line, the delayed clock signal having
7 a time delay with respect to the clock signal;
8 detecting a delay skew between the delayed clock signal and the clock signal;
9 converting the delay skew to a voltage signal wherein the voltage signal is
10 proportional to the delay skew; and
11 tracking the voltage signal using an amplifier to generate the supply voltage.

1 27. The method of claim 26, wherein the delayed clock signal is provided by
2 propagating the clock signal through the plurality of delay elements and tapping an output
3 of one of the delay elements from the plurality of delay elements.

4 28. The method of claim 26, wherein detecting the delay skew includes:
5 generating a first pulse in response to a clock signal edge of the clock signal, wherein
6 the clock signal edge of the clock signal occurs at a first time;
7 generating a second pulse in response to a clock signal edge of the delayed clock
8 signal, wherein the clock signal edge of the delayed clock occurs at a second time, and
9 wherein the second time occurs after the first time to define a period representative of the
10 clock skew;
11 setting a latch circuit using the first pulse; and
12 resetting the latch circuit using the second pulse, wherein the latch circuit outputs first
13 delay skew information during the period.

1 29. The method of claim 26, wherein detecting the delay skew includes:
2 generating a first pulse in response to a clock signal edge of the delayed clock signal,
3 wherein the clock signal edge of the delayed clock signal occurs at a first time;
4 generating a second pulse in response to a clock signal edge of the clock signal,
5 wherein the clock signal edge of the clock signal occurs at a second time, and wherein the
6 second time occurs after the first time to define a period representative of the clock skew;
7 resetting a latch circuit using the first pulse; and
8 setting the latch circuit using the second pulse, wherein the latch circuit outputs
9 second delay skew information during the period.

10 30. The method of claim 26, wherein the amplifier includes a differential amplifier
11 biased by a current source, the differential amplifier including a first input, a second input
12 and an output to provide the supply voltage, wherein tracking the voltage signal includes:
13 receiving the voltage signal at the first differential input;
14 applying the output to a second differential input;
15 amplifying a voltage differential between the first input and the second input;
16 biasing the current source with a bias signal; and
17 generating the supply voltage at the output, wherein the supply voltage is proportional
18 to the voltage differential.

31. The method of claim 30, wherein the amplifier further includes a bias generator having an output to provide the bias signal, and wherein biasing the current source includes:

receiving the voltage signal at the first input;
applying the output to the second input;
amplifying a voltage differential between the first input and the second input; and
generating the bias signal at the output, wherein the bias voltage is proportional to the voltage differential.

66E050" 699E0E60